Application US20190310316

OPTIMIZED TESTING OF QUANTUM-LOGIC CIRCUITS
[+] Show Details

US20190310316

1. A quantum-logic test-development system comprising a processor, a memory coupled to the processor, and a computer-readable hardware storage device coupled to the processor, the storage device containing program code configured to be run by the processor via the memory to implement a method for reducing complexity when testing quantum-logic circuits, the method comprising: (1) (2)

the system optimizing a procedure for testing a quantum-logic circuit that has at least four inputs and at least one output, where the procedure comprises a series of tests that each verify that the quantum-logic circuit is placed in a particular output state in response to receiving a distinct input vector of a set of input vectors; and

the system deleting from the series of tests a test that, when completed successfully by the quantum-logic circuit, does not change an existing output state of the quantum-logic circuit that had resulted from a successful performance of another test of the series of tests.

2. The system of claim 1, further comprising: (4) (4)

the system, as a function of the architectural information, dividing the at least four inputs into two or more non-intersecting subsets;

the system creating a set of groups that each comprise one subset of the set of two or more non-intersecting subsets;

the system selecting one or more permutation operations for each subset of the set of two or more non-intersecting subsets, where no individual operation of the one or more permutation operations comprises any characteristic capable of precluding the individual operation from being performed upon inputs comprised by the each subset;

the system generating a direct sum of the set of groups, where the direct sum identifies an invariance group of a function that represents functionality of the quantum-logic circuit,

where the invariance group comprises a set of invariant permutations, and

where each permutation of the set of invariant permutations identifies a permutation of two or more inputs comprised by one and only one subset of the two or more non-intersecting subsets.

3. The system of claim 2, where the received architectural information identifies a number of inputs of the circuit, a number of outputs of the circuit, a maximum number of concurrent states associated with each input of the circuit, and a maximum number of concurrent states associated with each output of the circuit. (0)

4. The system of claim 2, where a first group of the set of groups comprises a first subset of the non-intersecting subsets and a first set of all permutations capable of being performed upon inputs that consist solely of inputs comprised by the first subset. (0)

5. The system of claim 2, where a direct sum of a first group of the set of groups, consisting of a first subset of the non-intersecting subsets and a first set of all permutations capable of being performed upon the first subset, and a second group of the set of groups, consisting of a second subset of the non-intersecting subsets and a second set of all permutations capable of being performed upon the second subset, generates an invariance group that comprises: i) a Cartesian product of the first set of permutations and the second set of permutations, and ii) a set formed by a union of the first subset and the second subset. (0)

6. The system of claim 2, where f_k(x) is a semi-recursive function that returns an output state produced by the quantum-logic module in response to receiving an input vector x. (1) (0)

7. The system of claim 6, where f_k(x) represented by the equation: (0) (10)

where the quantum-logic circuit has n inputs that can each assume any of two or more states,

where the quantum-logic circuit has one output that can assume any of at least two states,

where k is a total number of the two or more non-intersecting subsets,

where n_iis a number of inputs in an i^thsubset of the two or more non-intersecting subsets, such that (n₁+ . . . +n_k)=n,

where x is an input vector that represents an ordered list of a set of states of the n inputs,

where x1 and x₂are vectors that each represent an ordered list of a subset of the set of states of the n inputs,

where a length of x=n, a length of x₁=(n₁+ . . . +n_k-1), and a length of x₂=n_k,

where 0ⁱrepresents a string of i zero values,

where 1ⁱrepresents a string of i one value, and

where ƒ_k-1(x) is a recursive function call to f(x) where inputs of the quantum-logic circuit are divided into k−1 nonintersecting subsets.

8. A method for reducing complexity when testing quantum-logic circuits, the method comprising: (2) (2)

a quantum-logic test-development system optimizing a procedure for testing a quantum-logic circuit that has at least four inputs and at least one output, where the procedure comprises a series of tests that each verify that the quantum-logic circuit is placed in a particular output state in response to receiving a distinct input vector of a set of input vectors; and

9. The method of claim 8, further comprising: (4) (4)

the system, as a function of the architectural information, dividing the at least four inputs into two or more non-intersecting subsets;

the system creating a set of groups that each comprise one subset of the set of two or more non-intersecting subsets;

the system generating a direct sum of the set of groups, where the direct sum identifies an invariance group of a function that represents functionality of the quantum-logic circuit,

where the invariance group comprises a set of invariant permutations, and

where each permutation of the set of invariant permutations identifies a permutation of two or more inputs comprised by one and only one subset of the two or more non-intersecting subsets.

10. The method of claim 9, where the received architectural information identifies a number of inputs of the circuit, a number of outputs of the circuit, a maximum number of concurrent states associated with each input of the circuit, and a maximum number of concurrent states associated with each output of the circuit. (0)

11. The method of claim 9, where a first group of the set of groups comprises a first subset of the non-intersecting subsets and a first set of all permutations capable of being performed upon inputs that consist solely of inputs comprised by the first subset. (0)

12. The method of claim 9, where a direct sum of a first group of the set of groups, consisting of a first subset of the non-intersecting subsets and a first set of all permutations capable of being performed upon the first subset, and a second group of the set of groups, consisting of a second subset of the non-intersecting subsets and a second set of all permutations capable of being performed upon the second subset, generates an invariance group that comprises: i) a Cartesian product of the first set of permutations and the second set of permutations, and ii) a set formed by a union of the first subset and the second subset. (0)

13. The method of claim 9, where f_k(x) is a semi-recursive function that returns an output state produced by the quantum-logic module in response to receiving an input vector x. (1) (0)

14. The method of claim 13, where f_k(x) represented by the equation: (0) (10)

where the quantum-logic circuit has n inputs that can each assume any of two or more states,

where the quantum-logic circuit has one output that can assume any of at least two states,

where k is a total number of the two or more non-intersecting subsets,

where n_iis a number of inputs in an i^thsubset of the two or more non-intersecting subsets, such that (n₁+ . . . +n_k)=n,

where x is an input vector that represents an ordered list of a set of states of the n inputs,

where x1 and x₂are vectors that each represent an ordered list of a subset of the set of states of the n inputs,

where a length of x=n, a length of x₁=(n₁+ . . . +n_k-1), and a length of x₂=n_k,

where 0ⁱrepresents a string of i zero values,

where 1ⁱrepresents a string of i one value, and

where ƒ_k-1(x) is a recursive function call to f(x) where inputs of the quantum-logic circuit are divided into k−1 nonintersecting subsets.

15. The method of claim 8, further comprising providing at least one support service for at least one of creating, integrating, hosting, maintaining, and deploying computer-readable program code in the computer system, wherein the computer-readable program code in combination with the computer system is configured to implement the receiving, the dividing, the creating, the generating, and the optimizing. (0)

16. A computer program product, comprising a computer-readable hardware storage device having a computer-readable program code stored therein, the program code configured to be executed by a quantum-logic test-development system comprising a processor, a memory coupled to the processor, and a computer-readable hardware storage device coupled to the processor, the storage device containing program code configured to be run by the processor via the memory to implement a method for reducing complexity when testing quantum-logic circuits, the method comprising: (1) (2)

optimizing a procedure for testing a quantum-logic circuit that has at least four inputs and at least one output, where the procedure comprises a series of tests that each verify that the quantum-logic circuit is placed in a particular output state in response to receiving a distinct input vector of a set of input vectors; and

deleting from the series of tests a test that, when completed successfully by the quantum-logic circuit, does not change an existing output state of the quantum-logic circuit that had resulted from a successful performance of another test of the series of tests.

17. The computer program product of claim 16, further comprising: (3) (4)

dividing, as a function of the architectural information, the at least four inputs into two or more non-intersecting subsets;

creating a set of groups that each comprise one subset of the set of two or more non-intersecting subsets;

selecting one or more permutation operations for each subset of the set of two or more non-intersecting subsets, where no individual operation of the one or more permutation operations comprises any characteristic capable of precluding the individual operation from being performed upon inputs comprised by the each subset;

generating a direct sum of the set of groups, where the direct sum identifies an invariance group of a function that represents functionality of the quantum-logic circuit,

where the invariance group comprises a set of invariant permutations, and

where each permutation of the set of invariant permutations identifies a permutation of two or more inputs comprised by one and only one subset of the two or more non-intersecting subsets.

18. The computer program product of claim 17, where the received architectural information identifies a number of inputs of the circuit, a number of outputs of the circuit, a maximum number of concurrent states associated with each input of the circuit, and a maximum number of concurrent states associated with each output of the circuit. (0)

19. The computer program product of claim 17, where a first group of the set of groups comprises a first subset of the non-intersecting subsets and a first set of all permutations capable of being performed upon inputs that consist solely of inputs comprised by the first subset. (0)

20. The computer program product of claim 17, where f_k(x) is a semi-recursive function that returns an output state produced by the quantum-logic module in response to receiving an input vector x, and where f_k(x) is represented by the equation: (0) (10)

where the quantum-logic circuit has n inputs that can each assume any of two or more states,

where the quantum-logic circuit has one output that can assume any of at least two states,

where k is a total number of the two or more non-intersecting subsets,

where n_iis a number of inputs in an i^thsubset of the two or more non-intersecting subsets, such that (n₁+ . . . +n_k)=n,

where x is an input vector that represents an ordered list of a set of states of the n inputs,

where x1 and x₂are vectors that each represent an ordered list of a subset of the set of states of the n inputs,

where a length of x=n, a length of x₁=(n₁+ . . . +n_k-1), and a length of x₂=n_k,

where 0ⁱrepresents a string of i zero values,

where 1ⁱrepresents a string of i one value, and

where ƒ_k-1(x) is a recursive function call to f(x) where inputs of the quantum-logic circuit are divided into k−1 nonintersecting subsets.

View Abstract and Specification Size

PDF with Images and Document Face >

Full Text Publication >

Application US20190310316

OPTIMIZED TESTING OF QUANTUM-LOGIC CIRCUITS

Patent Matrix® Search