Application US20200218848

METHOD FOR COMPILING A QUANTUM CIRCUIT ON A QUANTUM PROCESSOR WITH TRAPPED IONS
[+] Show Details

US20200218848

1. A method for compiling a quantum circuit on a trapped-ion quantum processor, comprising: (4) (9)

potentially a prior step of transforming the quantum circuit so that it no longer contains anything except:

a first predetermined category of two-qubit quantum gates,

and/or one-qubit quantum gates,

a step of compiling the quantum gates,

so that they only contain:

collective or entangling N-qubit quantum gates of a third predetermined category,

one-qubit quantum gates of a fourth predetermined category,

and so that all or at least some of those collective or entangling quantum gates simultaneously apply to at least three qubits, advantageously simultaneously apply to the majority of qubits, and even more advantageously simultaneously apply to all the qubits.

a step of grouping together the compiled quantum gates in a compiled quantum circuit.

2. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 1, further comprising, between the possible prior step of transformation and the step of compiling the quantum gates: (6) (12)

a step of separating said quantum circuit into:

local layers comprising only one-qubit quantum gates,

entangling layers comprising only:

two-qubit quantum gates of the first category,

and/or one-qubit quantum gates of a second predetermined category,

said step of compiling the quantum gates further comprising:

a step of compiling the local layers,

step of compiling the entangling layers, separate from the step of compiling the local layers,

the step of compiling the entangling layers transforming the quantum gates of those entangling layers so that they contain only:

collective or entangling N-qubit quantum gates of the third predetermined category,

one-qubit quantum gates of the fourth predetermined category,

said step of grouping together the compiled quantum gates into a compiled quantum circuit is a grouping step that comprises grouping together the compiled local layers and the compiled entangling layers in a compiled quantum circuit.

3. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 2, wherein the step of compiling the entangling layers comprises: (4) (2)

a breakdown of each entangling layer into a phase polynomial,

a direct recomposition in the form of quantum gates of the third category and the fourth category of quantum gates without going through a form of quantum gates of the first category of quantum gates.

10. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 3, wherein the step of compiling the local layers comprises: (0) (4)

a breakdown of each local matrix of a local layer into a sequence of quantum gates with a rotation along the Z-axis, a rotation along the X-axis, and a rotation along the Z-axis,

a sub-breakdown of the rotation along the X-axis into a sequence of Hadamard quantum gates, with a Hadamard rotation along the Z-axis,

a sub-sub-breakdown of the Hadamard gate into a sequence of quantum gates with a rotation along the Z-axis, a rotation along the X-axis, and a rotation along the Z-axis, all three rotations having an angle of pi or pi/2,

a sharing between qubits, of rotation gates along the X-axis with an angle of pi/2.

12. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 3, further comprising: (0) (3)

15. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 3, wherein, during the step of compiling the entangling layers: (0) (1)

19. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 3, wherein: (0) (8)

the first predetermined category of two-qubit quantum gates comprises:

diagonal two-qubit quantum gates,

CNOT quantum gates,

the third predetermined category of two-qubit quantum gates comprises:

Molmer-Sorensen N-qubit entangling gates,

collective gates rotating along the X-axis,

the fourth predetermined category of one-qubit quantum gates comprises:

gates offset locally along the Z-axis.

4. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 2, wherein the step of compiling the local layers comprises: (3) (4)

a breakdown of each local matrix of a local layer into a sequence of quantum gates with a rotation along the Z-axis, a rotation along the X-axis, and a rotation along the Z-axis,

a sub-breakdown of the rotation along the X-axis into a sequence of Hadamard quantum gates, with a Hadamard rotation along the Z-axis,

a sharing between qubits, of rotation gates along the X-axis with an angle of pi/2.

13. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 4, further comprising: (0) (3)

16. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 4, wherein, during the step of compiling the entangling layers: (0) (1)

20. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 4, wherein: (0) (8)

the first predetermined category of two-qubit quantum gates comprises:

diagonal two-qubit quantum gates,

CNOT quantum gates,

the third predetermined category of two-qubit quantum gates comprises:

Molmer-Sorensen N-qubit entangling gates,

collective gates rotating along the X-axis,

the fourth predetermined category of one-qubit quantum gates comprises:

gates offset locally along the Z-axis.

8. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 2, wherein: (0) (2)

11. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 2, further comprising: (0) (3)

14. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 2, wherein, during the step of compiling the entangling layers: (0) (1)

18. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 2, wherein: (0) (8)

the first predetermined category of two-qubit quantum gates comprises:

diagonal two-qubit quantum gates,

CNOT quantum gates,

the third predetermined category of two-qubit quantum gates comprises:

Molmer-Sorensen N-qubit entangling gates,

collective gates rotating along the X-axis,

the fourth predetermined category of one-qubit quantum gates comprises:

gates offset locally along the Z-axis.

5. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 1, further comprising: (1) (3)

a prior step of transforming the quantum circuit so that it no longer contains anything except:

a first predetermined category of two-qubit quantum gates,

and/or one-qubit quantum gates.

17. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 5, wherein, during the step of compiling the entangling layers: (0) (1)

6. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 1, wherein, during the step of compiling the entangling layers: (0) (1)

7. The method for compiling a quantum circuit on a trapped-ion quantum processor according to claim 1, wherein: (0) (8)

the first predetermined category of two-qubit quantum gates comprises:

diagonal two-qubit quantum gates,

CNOT quantum gates,

the third predetermined category of two-qubit quantum gates comprises:

Molmer-Sorensen N-qubit entangling gates,

collective gates rotating along the X-axis,

the fourth predetermined category of one-qubit quantum gates comprises:

gates offset locally along the Z-axis.

9. A method for compiling a quantum circuit on a trapped-ion quantum processor, comprising: (0) (3)

View Abstract and Specification Size

PDF with Images and Document Face >

Full Text Publication >

Application US20200218848

METHOD FOR COMPILING A QUANTUM CIRCUIT ON A QUANTUM PROCESSOR WITH TRAPPED IONS

Patent Matrix® Search