Patent US10803259

Hybrid analog-digital matrix processors
[+] Show Details

US10803259

1. A hybrid analog-digital processor configured to perform a mathematical operation, comprising: (6) (1)

circuitry comprising an analog processor and an analog scaling unit, wherein the circuitry is configured to: generate a plurality of input analog signals based on an input data set;

set a gain of the analog scaling unit based on one or more scaling factors;

program the analog processor with a set of parameters representing a matrix;

generate a plurality of output analog signals based on the plurality of input analog signals and the set of parameters;

generate a plurality of amplified or attenuated output analog signals by amplifying or attenuating, using the analog scaling unit, the plurality of input analog signals and/or the plurality of output analog signals; and

generate an output data set based on the plurality of amplified or attenuated output analog signals.

2. The hybrid analog-digital processor of claim 1, wherein the hybrid analog-digital processor is further configured to perform a multi-pass computation based on the mathematical operation, wherein the circuitry is further configured to: (0) (2)

3. The hybrid analog-digital processor of claim 1, wherein generating a plurality of output analog signals based on the plurality of input analog signals and the set of parameters comprises performing a matrix-matrix multiplication based on the plurality of input analog signals and the set of parameters. (0)

4. The hybrid analog-digital processor of claim 1, wherein generating a plurality of output analog signals based on the plurality of input analog signals and the set of parameters comprises performing a convolution based on the plurality of input analog signals and the set of parameters. (0)

5. The hybrid analog-digital processor of claim 1, wherein the circuitry comprises a plurality of analog-to-digital converters (ADCs), and the plurality of ADCs are configured to generate the output data set based on the plurality of output analog signals, wherein the plurality of ADCs comprise n-bit ADCs, with n equal to or less than 12. (0)

6. The hybrid analog-digital processor of claim 1, wherein programming the analog processor comprises: (1) (1)

8. The hybrid analog-digital processor of claim 1, wherein the circuitry is further configured to determine the one or more scaling factors based on the set of parameters and the input data set. (1) (0)

10. A method for performing a mathematical operation, the method comprising: (5) (6)

generating a plurality of input analog signals based on an input data set;

setting a gain of an analog scaling unit based on one or more scaling factors;

programming an analog processor with a set of parameters representing a matrix;

generating a plurality of output analog signals based on the plurality of input analog signals and the set of parameters;

generating a plurality of amplified or attenuated output analog signals by amplifying or attenuating, using the analog scaling unit, the plurality of input analog signals and/or the plurality of output analog signals; and

generating an output data set based on the plurality of amplified or attenuated output analog signals.

11. The method of claim 10, wherein the hybrid analog-digital processor is further configured to perform a multi-pass computation based on the mathematical operation, wherein the circuitry is further configured to: (0) (2)

12. The method of claim 10, wherein generating a plurality of output analog signals based on the plurality of input analog signals and the set of parameters comprises performing a matrix-matrix multiplication based on the plurality of input analog signals and the set of parameters. (0)

13. The method of claim 10, wherein generating a plurality of output analog signals based on the plurality of input analog signals and the set of parameters comprises performing a convolution based on the plurality of input analog signals and the set of parameters. (0)

14. The method of claim 10, wherein programming the analog processor comprises: (1) (1)

16. The method of claim 10, further comprising determining the one or more scaling factors based on the set of parameters and the input data set. (1) (0)

18. A hybrid analog-digital processor configured to perform a mathematical operation, comprising: (9) (1)

circuitry comprising a photonic processor and at least one amplifier, wherein the circuitry is configured to: generate a plurality of input optical signals based on an input data set;

set a gain of the at least one amplifier based on one or more scaling factors;

program the photonic processor with a set of parameters representing a matrix;

generate a plurality of output optical signals based on the plurality of input optical signals and the set of parameters;

generate a plurality of output analog signals based on the plurality of output optical signals;

generate a plurality of amplified output signals by amplifying, using the at least one amplifier, at least one among: the plurality of input optical signals,

the plurality of output optical signals, and

the plurality of output analog signals; and

generate an output data set based on the plurality of amplified output signals.

19. The hybrid analog-digital processor of claim 18, wherein the at least one amplifier comprises an optical amplifier and an electronic amplifier, wherein amplifying, using the at least one amplifier, at least one among the plurality of input optical signals, the plurality of output optical signals and the plurality of output analog signals comprises: (0) (2)

20. The hybrid analog-digital processor of claim 18, wherein the at least one amplifier comprises a laser, and wherein setting the gain of the amplifier comprises setting a gain of the laser. (0)

21. The hybrid analog-digital processor of claim 18, wherein the hybrid analog-digital processor is further configured to perform a multi-pass computation based on the mathematical operation, wherein the circuitry is further configured to: (0) (2)

22. The hybrid analog-digital processor of claim 18, wherein generating a plurality of output analog signals based on the plurality of input analog signals and the set of parameters comprises performing a matrix-matrix multiplication based on the plurality of input analog signals and the set of parameters. (0)

23. The hybrid analog-digital processor of claim 18, wherein generating a plurality of output analog signals based on the plurality of input analog signals and the set of parameters comprises performing a convolution based on the plurality of input analog signals and the set of parameters. (0)

24. The hybrid analog-digital processor of claim 18, wherein the photonic processor comprises a plurality of optical resonators. (0)

25. The hybrid analog-digital processor of claim 18, wherein the photonic processor comprises: (0) (3)

26. The hybrid analog-digital processor of claim 18, wherein programming the photonic processor comprises: (2) (1)

programming, based on the set of parameters, the photonic processor with a plurality of matrices that, collectively, represent an arbitrary matrix.

27. The hybrid analog-digital processor of claim 26, wherein programming the photonic processor with a plurality of matrices comprises: (0) (1)

28. The hybrid analog-digital processor of claim 26, wherein programming the photonic processor with a plurality of matrices comprises: (0) (1)

29. The hybrid analog-digital processor of claim 18, wherein the circuitry is further configured to determine the one or more scaling factors based on the set of parameters and the input data set. (1) (0)

View Abstract and Specification Size

PDF with Images and Document Face >

Full Text Publication >

Patent US10803259

Hybrid analog-digital matrix processors

Patent Matrix® Search