Abstract: |
Various techniques and apparatus permit fabrication of superconductive circuits and structures, for instance Josephson junctions, which may, for example be useful in quantum computers. For instance, a low magnetic flux noise trilayer structure may be fabricated having a dielectric structure or layer interposed between two elements or layers capable of superconducting. A superconducting via may directly overlie a Josephson junction. A structure, for instance a Josephson junction, may be carried on a planarized dielectric layer. A fin may be employed to remove heat from the structure. A via capable of superconducting may have a width that is less than about 1 micrometer. The structure may be coupled to a resistor, for example by vias and/or a strap connector. |
Inventor: |
Ladizinsky, Eric (Manhattan Beach, CA, US); Rose, Geordie (Vancouver, CA); Hilton, Jeremy P. (Burnaby, CA); Dantsker, Eugene (San Diego, CA, US); Oh, Byong Hyop (San Jose, CA, US) |
Applicant: |
D-Wave Systems Inc. (Burnaby, CA) |
Face Assignee: |
D-WAVE SYSTEMS INC. (Burnaby, CA) |
Filed: |
2018-04-18 |
Issued: |
2019-10-22 |
Claims: |
18 |
|
US10453894
|
1. A method of fabricating a superconducting integrated circuit, the method comprising:
(14)
(4)
|
|