Abstract: |
Superconducting circuits based devices and methods, including reciprocal quantum logic (RQL) based devices and methods are provided. In one example, a device comprising an output terminal, a first input terminal for receiving a first set of pulses, and a second input terminal for receiving a second set of pulses is provided. The first section may be configured to pass a single pulse received during a single clock cycle at any of the first input terminal or the second input terminal, but to not pass two or more positive pulses received during a single clock cycle at the first input terminal and the second input terminal. The second section, coupled to the first section, may be configured to, in response to the single pulse, generate a negative pulse after a predetermined fraction of a single clock cycle after providing a positive pulse at the output terminal. |
Inventor: |
Harms, David C. (Linthicum, MD, US); Herr, Quentin P. (Ellicott City, MD, US); Herr, Anna Y. (Ellicott City, MD, US) |
Applicant: |
Microsoft Technology Licensing, LLC (Redmond, WA, US) |
Face Assignee: |
Microsoft Technology Licensing, LLC (Redmond, WA, US) |
Filed: |
2017-02-04 |
Issued: |
2019-09-10 |
Claims: |
18 |
|
US10411713
|
1. A device comprising:
(4)
(5)
|
|
12. A method of operating a device comprising a first input terminal for receiving a first set of pulses, a second input terminal for receiving a second set of pulses, and an output terminal, the method comprising:
(1)
(3)
|
|
14. An exclusive OR (XOR) logic gate comprising:
(4)
(6)
|
|